临界电流模式图腾柱无桥功率因数校正换相谐振抑制

doi:10.19595/j.cnki.1000-6753.tces.230419

摘要
图/表
参考文献
相关文章 (15)

全文: PDF (4837 KB) HTML
输出: BibTeX | EndNote (RIS)

摘要工作于临界电流模式下的图腾柱无桥功率因数校正（PFC）电路因其无整流桥损耗、电感体积小、易于实现软开关而得到广泛关注。然而,在输入电压过零点处,工频管之间的换相时刻,电感会与工频管的结电容产生谐振,相应地,电感电流和直流母线电压因此会存在高频振荡。电感电流振荡会加剧输入电流畸变程度,而母线电压上的高频尖峰由于振荡频率高,后级DC- DC变换器难以抑制而传递至负载,导致敏感负载无法正常工作。该文分析线性开关在主动栅极电路中抑制振荡的工作原理,基于线性开关的特性提出三电平驱动方式来抑制图腾柱无桥PFC换相谐振,降低输入电流总谐波畸变率（THD）的同时实现对直流母线的高频尖峰的抑制,在2 kW满载工况下,将输入电流THD降低1%,母线电压尖峰高频分量峰值由2.83 V减小至0.01 V以下。实验结果表明,该文所提出的三电平驱动方式可以有效抑制临界电流模式图腾柱无桥PFC的换相谐振。

	服务

	把本文推荐给朋友
	加入我的书架
	加入引用管理器
	E-mail Alert
	RSS
	作者相关文章
	黄帆
	任小永
	陈乾宏
	李梦睿
	王生东

关键词 ：图腾柱无桥功率因数校正（PFC）, 换相谐振, 线性开关, 三电平驱动, 母线电压尖峰抑制

Abstract：Totem-pole bridgeless power factor correction (PFC) circuit operating in critical conduction mode (CRM) has a low on-state loss, easy implementation of soft switching, and high power density. However, at the commutation time between the power frequency switches, the inductance in the circuit can resonate with the bus capacitance and the output junction capacitance of the switches. As a result, a large oscillation peak exists when the input current commutates and the secondary ripple of the bus voltage crosses the zero point. The oscillation of inductance current causes an increase in input current total harmonics distortion (THD). Meanwhile, the oscillation spike superimposed on the bus voltage's secondary ripple includes high-frequency components directly applied to the load through the subsequent DC-DC converter, causing the sensitive load to work improperly. Therefore, it is necessary to suppress the commutation resonance effectively.
Through the analysis of the totem-pole circuit, the greater the impedance of the power frequency switch at its opening moment, the better the suppression effect of the oscillation. This paper proposes a three-level hybrid driving strategy for power frequency switches. Based on the characteristics of the linear switch, the adverse effects of high dv/dt and di/dt in the circuit can be overcome by changing the working mode of traditional driving circuits, increasing the damping of switching instants and optimizing switching trajectories. This strategy is to extend the time of the MOSFET operating in a linear region through a lower intermediate level V_int at the moment when the power frequency switch is turned on. When the voltage of another power frequency switch rises to the bus voltage and the circuit reaches stability, the driving signal reverts to the normal high level. The switching of the intermediate level is achieved through the auxiliary tube Q₁. The input voltage is close to the zero-crossing point during commutation, and the input current oscillation is suppressed by the proposed control strategy. Therefore, the reliability of the system can be guaranteed, and the impact of the three-level hybrid drive strategy on efficiency can be ignored.
To verify the proposed driving strategy, a 2 kW interleaved parallel CRM totem-pole bridgeless PFC prototype is built, and both the high-frequency switches and the power frequency switches use the C3M0065090D SiC MOSFET of CREE. An intermediate level of 3.3 V was selected according to simulations and conduction resistance comparisons of the MOSFET under different driving voltages. The results show that the three-level hybrid drive strategy can suppress power frequency commutation resonance. Under the 2 kW full load condition, the input current THD is reduced by 1%, and the peak value of the high-frequency component of the bus voltage spike is reduced from 2.83 V to below 0.01 V. Compared with the traditional method, a better oscillation suppression effect can be achieved with almost complete disappearance of inductance current oscillation and bus voltage spike. The prototype's efficiency under the full load condition is 98.81%, and different intermediate levels and their action time can be selected for different application scenarios, which has higher control accuracy than the traditional method.

Key words： Totem-pole bridgeless power factor correction (PFC) commutation resonance linear switch three-level drive DC bus voltage spike suppression

收稿日期: 2023-04-06

PACS:

TM461

基金资助:国家自然科学基金资助项目（52177181）

通讯作者: 任小永男,1979年生,博士,教授,研究方向为高频/超高频功率电子变换技术、宽禁带器件应用技术、储能与控制、无线充电技术以及高功率密度集成。E-mail: renxy@nuaa.edu.cn

作者简介: 黄帆女,2000年生,硕士,研究方向为AC-DC变换器拓扑与控制技术、宽禁带器件应用技术。E-mail: huangfan@nuaa.edu.cn

引用本文:

黄帆, 任小永, 陈乾宏, 李梦睿, 王生东. 临界电流模式图腾柱无桥功率因数校正换相谐振抑制[J]. 电工技术学报, 2024, 39(12): 3816-3826. Huang Fan, Ren Xiaoyong, Chen Qianhong, Li Mengrui, Wang Shengdong. Suppression of Commutation Resonance for Totem-Pole Bridgeless Power Factor Correction in Critical Current Mode. Transactions of China Electrotechnical Society, 2024, 39(12): 3816-3826.

链接本文:

https://dgjsxb.ces-transaction.com/CN/10.19595/j.cnki.1000-6753.tces.230419 https://dgjsxb.ces-transaction.com/CN/Y2024/V39/I12/3816

[1] 孙凯, 贲洪奇, 孟涛, 等. 一种具有宽输出调压范围与低电压应力的单级无桥隔离型PFC变换器[J]. 电工技术学报, 2022, 37(8): 1991-2005.
Sun Kai, Ben Hongqi, Meng Tao, et al.A single-stage bridgeless isolated PFC converter with wide output voltage range and low voltage stress[J]. Transactions of China Electrotechnical Society, 2022, 37(8): 1991-2005.
[2] 王兆安, 刘进军, 王跃. 谐波抑制和无功功率补偿[M]. 3版. 北京: 机械工业出版社, 2016.
[3] 邹军, 吴红飞, 刘越, 等. 基于低高度平面电感的GaN-Si混合型图腾柱无桥功率因数校正器[J]. 电工技术学报, 2021, 36(20): 4265-4273.
Zou Jun, Wu Hongfei, Liu Yue, et al.Hybrid totem- pole bridgeless power factor corrector converter with GaN HEMT and Si diode based on low profile planar inductor[J]. Transactions of China Electrotechnical Society, 2021, 36(20): 4265-4273.
[4] Liu Zhengyang, Huang Zhengrong, Lee F C, et al.Digital-based interleaving control for GaN-based MHz CRM totem-pole PFC[J]. IEEE Journal of Emerging and Selected Topics in Power Electronics, 2016, 4(3): 808-814.
[5] Xu Xiaojun, Huang A Q.A novel closed loop interleaving strategy of multiphase critical mode Boost PFC converters[C]//2008 Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition, Austin, TX, USA, 2008: 1033-1038.
[6] 王宁, 张建忠. 基于开关轨迹优化的SiC MOSFET有源驱动电路研究综述[J]. 电工技术学报, 2022, 37(10): 2523-2537.
Wang Ning, Zhang Jianzhong.Review of active gate driver for SiC MOSFET with switching trajectory optimization[J]. Transactions of China Electro- technical Society, 2022, 37(10): 2523-2537.
[7] 梁美, 郑琼林, 可翀, 等. SiC MOSFET、Si CoolMOS和IGBT的特性对比及其在DAB变换器中的应用[J]. 电工技术学报, 2015, 30(12): 41-50.
Liang Mei, Zheng Qionglin, Ke Chong, et al.Perfor- mance comparison of SiC MOSFET, Si CoolMOS and IGBT for DAB converter[J]. Transactions of China Electrotechnical Society, 2015, 30(12): 41-50.
[8] 李国文, 杭丽君, 童安平, 等. 串扰有源抑制型SiC MOSFET驱动方法[J]. 中国电机工程学报, 2021, 41(11): 3915-3923.
Li Guowen, Hang Lijun, Tong Anping, et al.The driver design of SiC MOSFET with active crosstalk suppression[J]. Proceedings of the CSEE, 2021, 41(11): 3915-3923.
[9] Liu Tianjiao, Ning Runtao, Wong T T Y, et al. Modeling and analysis of SiC MOSFET switching oscillation[J]. IEEE Journal of Emerging & Selected Topics in Power Electronics, 2017, 4(3): 747-756.
[10] Zhou Hao, Ye Chunxian, Zhan Xubiao, et al.Designing a SiC MOSFETs gate driver with high dv/dt immunity and rapid short circuit protection for xEV drivetrain inverter[C]//2019 22nd International Conference on Electrical Machines and Systems (ICEMS), Harbin, China, 2019: 1-5.
[11] 钱照明, 陈恒林. 电力电子装置电磁兼容研究最新进展[J]. 电工技术学报, 2007, 22(7): 1-11.
Qian Zhaoming, Chen Henglin.State of art of electromagnetic compatibility research on power electronic equipment[J]. Transactions of China Electrotechnical Society, 2007, 22(7): 1-11.
[12] 王生东, 李浩然, 顾占彪, 等. 便携式充电CRM图腾柱PFC过零检测延迟与交错相位误差补偿控制[J]. 电工技术学报, 2022, 37(1): 12-23.
Wang Shengdong, Li Haoran, Gu Zhanbiao, et al.Compensation control of zero current detection delay and interleave phase error for CRM totem-pole power factor correction in portable charging[J]. Transactions of China Electrotechnical Society, 2022, 37(1): 12-23.
[13] 张卫平. 开关变换器的建模与控制[M]. 北京: 机械工业出版社, 2020.
[14] Camacho A P, Sala V, Ghorbani H, et al.A novel active gate driver for improving SiC MOSFET switching trajectory[J]. IEEE Transactions on Indu- strial Electronics, 2017, 64(11): 9032-9042.
[15] Nayak P, Hatua K.Active gate driving technique for a 1200 V SiC MOSFET to minimize detrimental effects of parasitic inductance in the converter layout[J]. IEEE Transactions on Industry Applications, 2018, 54(2): 1622-1633.
[16] Zhang Zheyu, Dix J, Wang F F, et al.Intelligent gate drive for fast switching and crosstalk suppression of SiC devices[J]. IEEE Transactions on Power Elec- tronics, 2017, 32(12): 9319-9332.
[17] Dymond H C P, Wang Jianjing, Liu Dawei, et al. A 6.7-GHz active gate driver for GaN FETs to combat overshoot, ringing, and EMI[J]. IEEE Transactions on Power Electronics, 2017, 33(1): 581-594.
[18] Zhao Shuang, Dearien A, Wu Yuheng, et al.Adaptive multi-level active gate drivers for SiC power devices[J]. IEEE Transactions on Power Electronics, 2020, 35(2): 1882-1898.
[19] Yang Yuan, Wen Yang, Gao Yong.A novel active gate driver for improving switching performance of high-power SiC MOSFET modules[J]. IEEE Transa- ctions on Power Electronics, 2019, 34(8): 7775-7787.
[20] Dymond H C P, Liu Dawei, Wang Jianjing, et al. Multi-level active gate driver for SiC MOSFETs[C]// IEEE Energy Conversion Congress and Exposition (ECCE), Cincinnati, OH, USA, 2017: 5107-5112.
[21] 希维迪斯. MOS晶体管的工作原理及建模[M]. 西安: 西安交通大学出版社, 1989.