电工技术学报  2021, Vol. 36 Issue (16): 3504-3515    DOI: 10.19595/j.cnki.1000-6753.tces.200595
电力电子 |
针对直流偏移和谐波干扰的单相锁相环
曾君1, 岑德海1, 陈润1, 刘俊峰2
1.华南理工大学电力学院 广州 510640;
2.华南理工大学自动化科学与工程学院 广州 510640
Single-Phase Phase-Locked Loop for DC Offset and Harmonic Interference
Zeng Jun1, Cen Dehai1, Chen Run1, Liu Junfeng2
1. School of Electric Power South China University of Technology Guangzhou 510640 China;
2. School of Automation Science and Engineering South China University of Technology Guangzhou 510640 China
全文: PDF (4055 KB)   HTML
输出: BibTeX | EndNote (RIS)      
摘要 针对电网普遍存在的直流偏移和谐波干扰等问题,提出一种基于二阶广义积分器锁相环(SOGI-PLL)的改进型锁相环算法。该方法在前级二阶广义积分器(SOGI)中增加积分支路并且改为固定频率结构,以抑制直流偏移和简化参数设计;在后级锁相环(PLL)环路中引入滑动平均值滤波器(MAF),去掉比例积分控制器的积分环节,以增强滤波性能和加快动态响应速度。利用伯德图分析和小信号模型推导等方法,指导改进结构设计,确定相应的参数。所提出的改进型单相锁相环技术可以有效地消除直流偏移和高频谐波,同时具备良好的动态性能和稳定性。最后,通过Matlab/Simulink仿真和相关实验验证了该方法的优越性。
服务
把本文推荐给朋友
加入我的书架
加入引用管理器
E-mail Alert
RSS
作者相关文章
曾君
岑德海
陈润
刘俊峰
关键词 二阶广义积分器锁相环直流偏移谐波干扰    
Abstract:Aiming at the common problems of DC offset and harmonic interference in power grids, an improved phase-locked loop algorithm based on second-order generalized integrator phase- locked loop (SOGI-PLL) is proposed. In order to suppress the DC offset and simplify the parameter design, an integral branch is added to the pre-stage second-order generalized integrator (SOGI), and the SOGI is changed to a fixed frequency structure. A moving average filter is introduced into the post-stage loop of phase-locked loop (PLL) to enhance filtering performance. For the purpose of speeding up dynamic response, the integral part of PI controller is removed. Bode diagram analysis and small signal model derivation are used to improve structure design and determine the corresponding parameters. The proposed improved single-phase phase-locked loop technology can effectively eliminate DC offset and high-frequency harmonics, while having good dynamic performance and stability. Finally, Matlab/Simulink simulation and related experiments verify the proposed method.
Key wordsSecond-order generalized integrator    phase-locked loop    DC offset    harmonic interference   
收稿日期: 2020-06-02     
PACS: TM761  
通讯作者: 刘俊峰 男,1978年生,博士,副教授,研究方向为电力电子应用、高频配电系统、运动控制。E-mail: aujfliu@scut.edu.cn   
作者简介: 曾 君 女,1979年生,博士,教授,博士生导师,研究方向电力电子应用、分布式发电的能量管理和智能控制。E-mail: junzeng@scut.edu.cn
引用本文:   
曾君, 岑德海, 陈润, 刘俊峰. 针对直流偏移和谐波干扰的单相锁相环[J]. 电工技术学报, 2021, 36(16): 3504-3515. Zeng Jun, Cen Dehai, Chen Run, Liu Junfeng. Single-Phase Phase-Locked Loop for DC Offset and Harmonic Interference. Transactions of China Electrotechnical Society, 2021, 36(16): 3504-3515.
链接本文:  
https://dgjsxb.ces-transaction.com/CN/10.19595/j.cnki.1000-6753.tces.200595          https://dgjsxb.ces-transaction.com/CN/Y2021/V36/I16/3504