一种在线计算多模式空间矢量调制算法及其FPGA实现

Abstract
Figure/Table
References
Related Citation (15)

Download: PDF (651 KB) HTML (1 KB)
Export: BibTeX | EndNote (RIS)

Abstract Due to the low switching frequency in high power AC electrical locomotive, multi-mode modulation algorithm is widely adopted for traction inverter in the whole speed range. A new on-line calculation multi-mode space vector pulse width modulation (SVPWM) is adopted for two-level diode neutral point clamped (NPC) inverter, and the switching method between different modes is studied. Then, based on field programmable gate array (FPGA), the implementation scheme is presented, with the features of high speed, high reliability and reuse-ability. As a result, digital signal processors (DSP) can be relieved from heavy computation task through the simplified design of multiplier, square root units and divider. Finally, by virtue of hardware-in-loop (HIL) experimental system based on DSP-FPGA controller and RT-LAB platform, the accuracy of the on-line calculation multi-mode SVPWM algorithm and the feasibility of the implementation scheme are verified.

Key words： Space vector pulse width modulation on-line multi-mode field programming gate array (FPGA)

Received: 23 September 2015 Published: 13 October 2016

PACS:

TM922

	Service

	E-mail this article
	Add to my bookshelf
	Add to citation manager
	E-mail Alert
	RSS
	Articles by authors
	Wu Xiajie
	Song Wensheng
	Feng Xiaoyun

Cite this article:

Wu Xiajie,Song Wensheng,Feng Xiaoyun. An On-Line Calculation Multi-Mode SVPWM Algorithm and Implementation Based on FPGA[J]. Transactions of China Electrotechnical Society, 2016, 31(18): 124-133.

URL:

https://dgjsxb.ces-transaction.com/EN/ OR https://dgjsxb.ces-transaction.com/EN/Y2016/V31/I18/124

[1] 冯晓云. 电力牵引交流传动及其控制系统[M]. 北京: 高等教育出版社, 2009.
[2] Jae A, Chang H, Dong S. A new simplified space- vector PWM method for three-level inverters[J]. IEEE Transactions on Power Electronics, 2001, 16(4): 545-550.
[3] Pou J, Boroyevich D, Pindado R. New feed forward space-vector PWM method to obtain balanced AC output voltages in a three-level neutral-point-clamped converter[J]. IEEE Transactions on Industrial Elec- tronics, 2002, 49(5): 1026-1034.
[4] 姜卫东, 王群京, 史晓峰, 等. 一种完全基于两电平空间矢量调制的三电平空间矢量调制算法[J]. 电工技术学报, 2009, 24(1): 108-114.
Jiang Weidong, Wang Qunjing, Shi Xiaofeng, et al. SVPWM strategy for three-level inverter based on SVPWM strategy for two-level inverter[J]. Transa- ctions of China Electrotechnical Society, 2009, 24(1): 108-114.
[5] 韦克康, 郑琼林, 周明磊, 等. 低开关频率下混合脉宽调制方法研究[J]. 北京交通大学学报, 2011, 35(5): 106-112.
Wei Kekang, Zheng Qionglin, Zhou Minglei, et al. Study on a hybrid PWM method under low switching frequency[J]. Journal of Beijing Jiaotong University, 2011, 35(5): 106-112.
[6] 孙鹤旭, 荆锴, 董砚, 等. 基于120°坐标系的SVPWM算法研究[J]. 电工技术学报, 2016, 31(5): 52-57.
Sun Hexu, Jing Kai, Dong Yan, et al. Research of SVPWM algorithm based on 120° coordinates system[J]. Transactions of China Electrotechnical Society, 2016, 31(5): 52-57.
[7] 周明磊, 游小杰, 王琛琛. 电力机车牵引电机在方波下的控制策略[J]. 电工技术学报, 2013, 28(11): 155-162, 169.
Zhou Minglei, You Xiaojie, Wang Chenchen. Vector control of driving system of locomotive[J]. Transa- ctions of China Electrotechnical Society, 2013, 28(11): 155-162, 169.
[8] Li L, Czarkowski D, Liu Y, et al. Multilevel selective harmonic elimination PWM technique in series- connected voltage inverters[J]. IEEE Transactions on Industrial Applications, 2000, 36(1): 160-170.
[9] Pontt J, Rodriguez J, Huerta R. Mitigation of noneli- minated harmonics of SHEPWM three-level mul- tipulse three-phase active front end converters with low switching frequency for meeting standard IEEE- 519-92[J]. IEEE Transactions on Power Electronics, 2004, 19(6): 1594-1600.
[10] Agelidis V, Balouktsis A, Balouktsis I, et al. Multiple sets of solutions for harmonic elimination PWM bipolar waveforms: analysis and experimental verify- cation[J]. IEEE Transactions on Power Electronics, 2006, 21(2): 415-421.
[11] Zhang Y, Zhao Z, Zhu J. A hybrid PWM applied to high-power three-level inverter-fed induction-motor drives[J]. IEEE Transactions on Industrial Elec- tronics, 2011, 58(8): 3409-3420.
[12] Kavousi A, Vahidi B, Salehi R, et al. Application of the bee algorithm for selective harmonic elimination strategy in multilevel inverters[J]. IEEE Transactions on Power Electronics, 2012, 27(4): 1689-1696.
[13] Bowes S, Clark P. Regular-sampled harmonic- elimination PWM control of inverter drives[J]. IEEE Transactions on Power Electronics, 1995, 10(5): 521- 531.
[14] 张志刚, 黄守道, 胡存刚, 等. 三电平SHEPWM与SVPWM混合控制策略及其矢量平滑切换方法的研究[J]. 电工技术学报, 2015, 30(14): 342-348.
Zhang Zhigang, Huang Shoudao, Hu Cungang, et al. Hybrid method of three-level SHEPWM and SVPWM and its vector smooth-switching[J]. Transactions of China Electrotechnical Society, 2015, 30(14): 342-348.
[15] 王堃, 游小杰, 王琛琛, 等. 低开关频率下SHEPWM和SVPWM同步调制策略比较研究[J]. 电工技术学报, 2015, 30(14): 333-341.
Wang Kun, You Xiaojie, Wang Chenchen, et al. Research on the comparison of synchronized modulation of SHEPWM and SVPWM under low switching frequency[J]. Transactions of China Electrotechnical Society, 2015, 30(14): 333-341.
[16] Bowes S, Grewal S. Novel space vector based harmonic elimination inverter control[J]. IEEE Transactions on Industrial Applications, 2000, 36(2): 549-557.
[17] 何亚屏, 文宇良, 徐峻峰, 等. 基于多模式SVPWM算法的永磁同步牵引电机弱磁控制策略[J]. 电工技术学报, 2012, 27(3): 92-99.
He Yaping, Wen Yuliang, Xu Junfeng, et al. High- power permanent magnet fiux-weakening strategy based on multi-mode SVPWM[J]. Transactions of China Electrotechnical Society, 2012, 27(3): 92-99.
[18] 徐文波, 田耕. Xilinx FPGA开发实用教程[M]. 北京: 清华大学出版社, 2012.
[19] Pongiannan R, Paramasivam S, Yadaiah N. Dyna- mically reconfigurable PWM controller for three- phase voltage-source inverters[J]. IEEE Transactions on Power Electronics, 2011, 26(6): 1790-1799.
[20] Alvarez J, Lopez O, Freijedo F, et al. Digital parameterizable VHDL module for multilevel multiphase space vector PWM[J]. IEEE Transactions on Industrial Electronics, 2011, 58(9): 3946-3957.
[21] 吴瑕杰, 王顺亮, 宋文胜, 等. 基于FPGA的三电平空间矢量脉宽调制算法半实物实验方案[J]. 电力系统自动化, 2014, 38(3): 78-82.
Wu Xiajie, Wang Shunliang, Song Wensheng, et al. Hardware-in-the-loop experiment scheme for a three-level space-vector PWM algorithm based on FPGA[J]. Automation of Electric Power System, 2014, 38(3): 78-82.