Transactions of China Electrotechnical Society  2025, Vol. 40 Issue (4): 1221-1235    DOI: 10.19595/j.cnki.1000-6753.tces.240077
Current Issue| Next Issue| Archive| Adv Search |
A Nose-to-Tail Pulse Arrangement Modulation for Suppressing Common Mode Voltage of Modular Multilevel Converter Photovoltaic Systems
Pan Yao, Sun Xiaofeng, Cai Yao, Li Xin, Zhao Wei
Key Lab of Power Electronics for Energy Conservation and Motor Drive of Hebei Province Yanshan University Qinhuangdao 066004 China

Download: PDF (3298 KB)   HTML (1 KB) 
Export: BibTeX | EndNote (RIS)      
Abstract  In modular multilevel converter-based photovoltaic systems (MMC-PVSs), the PV power imbalance caused by shadowing leads to differences among modulation signals of sub-modules (SMs) and further changes the characteristics of the high-frequency common mode voltage (CMV) of the MMC-PVS AC port. Thus, the existing high-frequency CMV suppression methods can not eliminate the high-frequency CMV of MMC-PVS.
This paper analyzes the elimination condition of the high-frequency CMV. That is, the sum of the upper arm voltages of three phases is always the same as that of the lower arm voltages of three phases at any time. According to the control loop, the sum of pulse widths of all SMs in the three phases’ upper arm and lower arm are equal, illustrating that zero-CMV is feasible from the aspect of the control loop. Thus, the key is to shape the arm voltages using the modulation method to satisfy the zero-CMV condition. Then, the principle of SM modulation signal difference caused by PV power imbalance is revealed and illustrated: a high PV module power results in a high SM modulation index and a high risk of over-modulation.
This paper proposes a nose-to-tail pulse arrangement modulation to eliminate the high-frequency CMV of MMC-PVS under PV power imbalance conditions. The basic principle of nose-to-tail pulse arrangement modulation is to arrange the SM pulse voltages in sequence; namely, the rising edge time of the current SM pulse voltage is aligned with the falling edge time of the previous SM pulse voltage. Accordingly, the shapes of the sums of the three-phase upper arm voltages and the three-phase lower arm voltages are the same during one switching period, and the condition of zero-CMV is satisfied. Compared with the sawtooth carrier, the rising time and falling time of each SM are determined by the duty cycle of the SM during each switching period to obtain the rising and falling edges of the SM pulse voltage. Then, according to the derived logical expression, the SM switching function can be generated. With the generated switching function of each SM, high-frequency CMV elimination can be achieved on the premise of SM capacitor voltage balance.
The simulation and experimental results are as follows. When the system modulation index m is set as 0.8, the proposed nose-to-tail pulse arrangement modulation can eliminate the high-frequency CMV on both the PV power balance and imbalance conditions via arranging the SM pulse voltages with the given orders, maintaining the SM capacitor voltage balance. From the simulation and experimental results of m=0.9, it can be concluded that the proposed method can operate under m larger than 0.866 under both PV power balance and imbalance conditions on the premises of SM capacitor voltage balance and system stability.
Key wordsModular multilevel converter      photovoltaic system      imbalanced PV power condition      common- mode voltage      nose-to-tail pulse arrangement modulation     
Received: 11 January 2024     
PACS: TM464  
Service
E-mail this article
Add to my bookshelf
Add to citation manager
E-mail Alert
RSS
Articles by authors
Pan Yao
Sun Xiaofeng
Cai Yao
Li Xin
Zhao Wei
Cite this article:   
Pan Yao,Sun Xiaofeng,Cai Yao等. A Nose-to-Tail Pulse Arrangement Modulation for Suppressing Common Mode Voltage of Modular Multilevel Converter Photovoltaic Systems[J]. Transactions of China Electrotechnical Society, 2025, 40(4): 1221-1235.
URL:  
https://dgjsxb.ces-transaction.com/EN/10.19595/j.cnki.1000-6753.tces.240077     OR     https://dgjsxb.ces-transaction.com/EN/Y2025/V40/I4/1221
Copyright © Transactions of China Electrotechnical Society
Supported by: Beijing Magtech