Transactions of China Electrotechnical Society  2024, Vol. 39 Issue (20): 6444-6461    DOI: 10.19595/j.cnki.1000-6753.tces.231325
Current Issue| Next Issue| Archive| Adv Search |
A Digital Modulation Method for Dead-Time Compensation and Capacitor Voltage Balance in Diode Clamped Three-Level Inverter
Ning Jichao1, Ben Hongqi1, Wang Xuesong2, Meng Tao3
1. School of Electrical Engineering and Automation Harbin Institute of Technology Harbin 150001 China;
2. State Grid Harbin Power Supply Company Harbin 150000 China;
3. School of Mechanical and Electrical Engineering Heilongjiang University Harbin 150080 China

Download: PDF (9296 KB)   HTML (1 KB) 
Export: BibTeX | EndNote (RIS)      
Abstract  With the development of wide bandgap semiconductor devices, high power density can be achieved by high switching frequencies combined with diode-clamped three-level inverters (DCTLI) and wide bandgap semiconductor devices like gallium nitride (GaN) and silicon carbide (SiC). However, problems that are well solved at low switching frequencies may be difficult to solve at high switching frequencies.
In DCTLI, there are two main problems: the influence of dead time and the capacitor voltage balance. Dead time introduces harmonics into the output waveform, degrading the output waveform quality. Unbalanced capacitor voltages reduce converter reliability and even damage transistors. In addition, delay mismatches associated with dead time affect capacitor voltage balance. However, limited by computing power requirements, existing methods are challenging to achieve good results at high switching frequencies, and the additional sensors required are not conducive to realizing high power density.
Therefore, the effects of dead time on the output waveform and capacitor voltage balance are analyzed. Then, a digital modulation method without additional sensors is proposed for high switching frequencies. The resistor divider network introduces the output voltage information of the bridge. The driving signal is generated by making the count value of the output voltage of the bridge equal to the reference signal. Accordingly, the average value of the inverter bridge output waveform is forced to track the reference signal, so dead time effects are compensated directly in the modulator section. The capacitor voltage balance state is collected through the resistor voltage dividing network, and the balance state is accumulated through the counter. As a result, the modulator obtains the degree of capacitor voltage imbalance and modifies the reference signal to balance the capacitor voltage.
In addition, the effects of the quantization and sampling, the propagation delay of the digital isolator, and the finite sampling clock on the proposed method are analyzed. It is shown that these factors have little impact on the proposed method. Design criteria for the capacitor voltage balancing frequency division coefficient M are given based on trade-off considerations for capacitor voltage balancing speed and steady-state ripple.
Finally, the proposed method is compared with traditional dead time compensation and capacitor voltage balancing methods through simulations. The advantages and disadvantages of the proposed methods are summarized. The effectiveness of the proposed method is verified under different loads (resistive load, resistive step load, capacitive load, inductive load, and rectifier load) and different conditions (switching frequency, modulation ratio, dead-time delay mismatch, and dead time). Simulation and experiments show that the proposed method can effectively suppress the impact of dead time and maintain capacitor voltage balance, which is effective at high switching frequencies.
Key wordsThree-level inverter      capacitor voltage balance      dead time compensation      digital modulation      output waveform distortion     
Received: 16 August 2023     
PACS: TM464  
Service
E-mail this article
Add to my bookshelf
Add to citation manager
E-mail Alert
RSS
Articles by authors
Ning Jichao
Ben Hongqi
Wang Xuesong
Meng Tao
Cite this article:   
Ning Jichao,Ben Hongqi,Wang Xuesong等. A Digital Modulation Method for Dead-Time Compensation and Capacitor Voltage Balance in Diode Clamped Three-Level Inverter[J]. Transactions of China Electrotechnical Society, 2024, 39(20): 6444-6461.
URL:  
https://dgjsxb.ces-transaction.com/EN/10.19595/j.cnki.1000-6753.tces.231325     OR     https://dgjsxb.ces-transaction.com/EN/Y2024/V39/I20/6444
Copyright © Transactions of China Electrotechnical Society
Supported by: Beijing Magtech