具备电容电压平衡和开关频率优化功能的五电平二极管钳位逆变器快速空间矢量调制

Abstract
Figure/Table
References
Related Citation (15)

Download: PDF (1066 KB) HTML (1 KB)
Export: BibTeX | EndNote (RIS)

Abstract This paper proposes a fast and yet effective voltage balancing SVM scheme based on active current analysis for five-level diode-clamped inverters (DCIs). Different from the existing modulation methods,the proposed scheme employs only comparison operations instead of multiplication to generate switching pulses so as to greatly reduce the calculation volume. In addition,the proposed strategy implements switching frequency optimization via switching sequence arrangement to ensure the minimum number of switching transitions. The effectiveness and advantages of the proposed SVM strategy are verified by means of comparison with a cost function based scheme,and simulation studies also demonstrate that the proposed strategy is capable of voltage balance under unbalanced or distorted load conditions or other conditions related to the parameters of actual capacitors.

Key words： Voltage balance active current switching frequency optimization diode clamped multi-level inverter

Received: 23 August 2012 Published: 11 December 2013

PACS:

TM464

	Service

	E-mail this article
	Add to my bookshelf
	Add to citation manager
	E-mail Alert
	RSS
	Articles by authors
	Wang Ziya
	Luo Longfu
	Xu Dewei

Cite this article:

Wang Ziya,Luo Longfu,Xu Dewei. A Fast SVM Scheme for Five-Level Diode-Clamped Inverters with Balanced Capacitor Voltages and Reduced Switching Frequency[J]. Transactions of China Electrotechnical Society, 2013, 28(5): 233-242.

URL:

http://dgjsxb.ces-transaction.com/EN/ OR http://dgjsxb.ces-transaction.com/EN/Y2013/V28/I5/233

[1] Celanovic N, Boroyevich D. A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters[J]. IEEE Transactions on Power Electronics, 2000, 15(2): 242-249.
[2] Saengseethong A, Sangwongwanich S. A new modulation strategy for capacitor voltage balancing in three-level NPC inverters based on matrix converter theory[C]. Proceedings of the 2010 International Power Electronics Conference, 2010: 2358-2365.
[3] Yazdani A,Iravani R. An accurate model for the DC-side voltage control of the neutral point diode clamped converter[J]. IEEE Transactions on Power Delivery, 2006, 21(1): 185-193.
[4] 赵辉, 李瑞, 王红君, 等. 60#x000b0;坐标系下三电平逆变器SVPWM方法的研究[J]. 中国电机工程学报, 2008, 28(24): 39-45.
Zhao Hui, Li Rui, Wang Hongjun, et al. Study on SVPWM method based on 60#x000b0; coordinate system for three-level inverter[J]. Proceedings of the CSEE, 2008, 28(24): 39-45.
[5] Menzies R W, Steimer P, Steinke J K. Five-level GTO inverters for large induction motor drives[J]. IEEE Transactions on Industry Applications, 1994, 30(4): 938-944.
[6] Hasegawa K, Akagi H. A new DC-voltage-balancing circuit including a single coupled inductor for a five-level diode-clamped PWM inverter[J]. IEEE Transactions on Industry Applications, 2011, 47(2): 841-852.
[7] Shukla A, Ghosh A, Joshi A. Flying-capacitor-based chopper circuit for DC capacitor voltage balancing in diode-clamped multilevel inverter[J]. IEEE Transac- tions on Industrial Electronics, 2010, 57(7): 2249- 2261.
[8] 洪春梅, 王广柱. 五电平逆变器直流侧电容电压的平衡与控制[J]. 电机与控制学报, 2003, 7(3): 202- 206.
Hong Chunmei, Wang Guangzhu. DC bus voltage balancing and control in five-level inverters[J]. Electric Machines and Control, 2003, 7(3): 202-206.
[9] Pou J, Pindado R, Boroyevich D. Voltage-balance limits in four-level diode-clamped converters with passive front ends[J]. IEEE Transactions on Industrial Electronics, 2005, 52(1): 190-196.
[10] Saeedifard M, Iravani R, Pou J. Analysis and control of DC-capacitor-voltage-drift phenomenon of a passive front-end five-level converter[J]. IEEE Transactions on Industrial Electronics, 2007, 54(6): 3255-3266.
[11] Khajehoddin S A, Bakhshai A, Jain P K. A simple voltage balancing scheme for m-level diode-clamped multilevel converters based on a generalized current flow model[J]. IEEE Transactions on Power Electronics, 2008, 23(5): 2248-2259.
[12] Busquets Monge S, Alepuz S, Rocabert J,et al. Pulsewidth modulations for the comprehensive capacitor voltage balance of n-level three-leg diode- clamped converters[J]. IEEE Transactions on Power Electronics, 2009, 24(5): 1364-1375.
[13] 李国丽, 史晓锋, 姜卫东, 等. 二极管钳位型多电平逆变器脉宽调制时电容电压均衡方法[J]. 电工技术学报, 2009, 24(7): 110-119.
Li Guoli, Shi Xiaofeng, Jiang Weidong, et al. Unbalancing capacitor voltage for diode clamped multi-level inverter[J]. Transactions of China Electrotechnical Society, 2009, 24(7): 110-119.
[14] Wu B. High-power converters and AC drives[M]. New Jersey: Wiley IEEE Press, 2006.
[15] Bakhshai A R, Rad H R S, Joos G. Space vector modulation based on classification method in three-phase multi-level voltage source inverters[C]. Proceedings of IEEE Institute for Advanced Studies, 2001: 597-602.
[16] Marchesoni M, Tenca P. Theoretical and practical limits in multilevel MPC inverters with passive front ends[C]. Proceedings of 9th European Conference on Power Electronics (EPE), 2001: 1-12.
[17] 高跃, 李永东. 二极管钳位型五电平逆变器电容电压平衡域研究[J]. 电工技术学报, 2008, 23(1): 77-83.
Gao Yue, Li Yongdong. Voltage balance boundary of five-level diode clamped inverters[J]. Transactions of China Electrotechnical Society, 2008, 23(1): 77-83.