|
|
|
| BIST Technique of Sequential Circuits Based on Chaotic Sequence |
| Zhu Min, Yang Chunling |
| Harbin Institute of Technology Harbin 150001 China |
|
|
|
|
Abstract This paper proposes a realization method of (Build In Self Test, BIST) technique of sequential circuits based on chaotic sequence. “0-1”Random sequences with the white noise characteristics which generate by chaotic logistic map model suite as digital circuits test pattern. Test response signature of chaotic sequence are obtained from the output response characteristic analysis of (Cyclic Redundancy Check, CRC) circuits. Studies have shown that the chaotic iterative sequence test pattern is not unique to impose order especially for sequential circuits, so the method presented in this paper fault detection rate is greater than that of M sequence and easy for realization of BIST, and suitable for large-scale FPGA and other programmable logic circuits automatic testing.
|
|
Received: 15 November 2009
Published: 04 March 2014
|
|
|
|
|
|
[1] 李锐. 低功耗内建自测试方法研究[D]. 南京: 东南大学, 2005.
[2] Chia Yee Ooi, Fujiwara H. A new class of sequential circuits with acyclic test generation complexity[C]. International Conference on Computer Design, 2007: 425-431.
[3] Hi Keung Tony Ma, Srinivas Devadas, Newton A Richard, et al. Test generation for sequential circuits[J]. IEEE Transaction on Ransation on Computer-Aided Design, 1988, 7(10): 1081-1092.
[4] Irith Pomeranz, Sudhakar M Reddy. Primary input vectors to avoid in random test sequences for synchronous sequential circuits[J]. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(1): 193-197.
[5] 顾德均. 航空电子装备修理理论与技术[M]. 北京: 国防工业出版社, 2001.
[6] 丁瑾. 可靠性与可测性分析设计[M]. 北京: 北京邮电出版社, 1996.
[7] Zhang Xinhui, Chen Chien In Henry, Arvindkumar Chakravarthy. Structure design and optimization of 2-D LFSR-based multisequence test generator in built-in self-test[J]. IEEE Transactions on Instru- mentation and Measurement, 2007, 57(3): 651-663.
[8] Wang Seongmoon. A BIST TPG for low power dissipation and high fault coverage[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 15(7): 777-789.
[9] Guerreiro F, Semiao J, Pierce A, et al. Functional- oriented BIST of sequential circuits aiming at dynamic faults coverage[C]. IEEE Design and Diagnostics of Electronic Circuits and Systems, 2006: 277-282.
[10] Woodcock Christopher F, Smart Nigel P. P-adic chaos and random number generation[J]. Experimental Mathematics, 1998, 7(4): 333-342.
[11] Addabbo T, Alioto M, Fort A, et al. A feedback strategy to improve the entropy of a chao-based random bit generator[J]. IEEE Transactions on Circuits and Systems I:Regular Papers, 2006, 53(2): 326-337.
[12] Beiranmi A, Nejati H, Massoud Y. A performance metric for discrete-time chao-based truly random number generators[C]. 51th Midwest Symposium on Circuits and Systems, 2008:133-136.
[13] Oded Katz, Dan A Ramon, Israel A Wagner. A robust random number generator based on a differential current-mode chaos[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008, 16(12): 1677-1686.
[14] Ozdemir K, Kilinc S, Ozoguz S. Random number generator design using continuous-time chaos[C]. IEEE 16th Signal Processing, Communication and Applications Conference, 2008: 1-4.
[15] Mieczyslaw Jessa. Combined pseudochaotic psudorandom generator[C]. International Conference on Signals and Electronic Systems, 2008: 257-260. |
|
|
|
2010, Vol. 25 
