Abstract：A novel online adaptive dead-time elimination method is presented in this paper for PWM voltage source inverters, based on the analysis of dead-time effects and the principle of dead-time elimination. Tracking the load change on-line and determining dynamically the current direction, the zero current zone and the non zero current zone of the output inductor are precisely distinguished and the optimal width of the zero current zone is adaptively calculated. Furthermore, the dead-time effects are completely eliminated in the whole sinusoidal modulation cycle. In comparison with traditional dead-time compensation and elimination methods, the proposed method can significantly restrain the output distortion in the zero current zone and reduce the low-frequency harmonic contents and THD. The simulation and experimental results demonstrate the validity and practicability of the proposed method.
杨波, 吴建德, 李武华, 何湘宁. 在线自适应PWM死区消除方法[J]. 电工技术学报, 2011, 26(11): 45-52.
Yang Bo, Wu Jiande, Li Wuhua, He Xiangning. Online Adaptive Dead-Time Elimination Method for PWM Voltage Source Inverters. Transactions of China Electrotechnical Society, 2011, 26(11): 45-52.
[1] Jeong S G, Park M H. The analysis and compensation of dead-time effects in PWM inverters[J]. IEEE Transactions on Industry Electronics, 1991, 38(4): 108-114. [2] Wu C M, Lau W H, Chung H S. Analytical technique for calculating the output harmonics of an H-bridge inverter with dead time[J]. IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, 1999, 46(5): 617-622. [3] 刘军锋, 李叶松. 死区对电压型逆变器输出误差的影响及其补偿[J]. 电工技术学报, 2007, 22(5): 117-122. Liu Junfeng , Li Yesong. Dead-time influence on output error of voltage source inverter and compensation[J]. Transactions of China Electrote- chnical Society, 2007, 22(5): 117-122. [4] Munoz A R, Lipo T A. On-line dead-time compensation technique for open-loop PWM-VSI drives[J]. IEEE Transactions on Power Electronics, 1999, 14(4): 683-689. [5] Drevensek D, Curkovic M, Jezernik K. Dead time influence compensation considering switching times of power transistors[C]. Proceedings of the Power Electronics and Motion Control Conferonce, 1996: 611-616. [6] Takashi Sugegawa, Kenzo Kamiyama, Katsuhiro Mizuno, et al. Fully digital vector-controlled PWM VSI-fed ac drives with an inverter dead-time compensation strategy[J]．IEEE Transactions on Industry Applications, 1991, 27(3): 552-559. [7] Attaianese C, Tomasso G. Predictive compensation of dead time effects in VSI feeding induction motors[J]. IEEE Transactions on Industry Applications, 2001, 37(3): 856-863. [8] Urasaki N, Senjyu T, Uezato K, et al. An adaptive dead-time compensation strategy for voltage source inverter fed motor drives[J]. IEEE Transactions on Power Electronics, 2005, 20(5): 1150-1160. [9] Hyun-Soo Kim, Hyung-Tae Moon, Myung-Joong Youn. On-line dead-time compensation method using disturbance observer[J]. IEEE Transactions on Power Electronics, 2003, 18(6): 1336-1345. [10] Attaianese C, Nardi V, Tomasso G. A novel SVM strategy for VSI dead-time-effect reduction[J]. IEEE Transactions on Industry Applications, 2005, 41(6): 1667-1674. [11] 何正义, 季学武, 瞿文龙．一种新颖的基于死区时间在线调整的SVPWM补偿算法[J]. 电工技术学报, 2009, 24(6)：42-47． He Z Y, Ji X W, Qu W L. A novel SVPWM compensation strategy based on regulating dead time on-line[J]. Transactions of China Electrotechnical Society, 2009, 24(6): 42-47. [12] Shihong Park, Jahns T M. A novel dead-time elimination method using single-input enhanced phase-leg configuration[C]. Proceedings of the IEEE Industry Applications Conference Annual Meeting, Salt Lake City, USA, 2003, 3: 2033-2040. [13] Zhang B, Huang A Q, Chen B. A novel IGBT gate driver to eliminate the dead-time effect[C]. Proceedings of the IEEE Industry Applications Conference Annual Meeting, Hong Kong, China, 2005, 2: 913-917. [14] Choi Jung Soo, Yoo Ji Yong, Lim Seung Won, et al. A novel dead time minimization algorithm of the PWM inverter[C]. Proceedings of the IEEE Industry Applications Conference Annual Meeting, Phoenix, USA, 1999, 4: 2188-2193. [15] Chen L H, Peng F Z. Dead-time elimination for voltage source inverters[J]. IEEE Transactions on Power Electronics, 2008, 23(2): 574-580.
2011, Vol. 26 
